This work demonstrates the fastest NFC transponder IC with flexible thin-film transistors (TFTs) to be implemented in flexible NFC tags which could be the missing link between the Internet-of-Things and the Internet-of-Everything. The Internet-of-Everything requires low-cost identification and sensor tags, whereby the Silicon-IC could be replaced by lower cost TFT circuits. Our roadmap focuses on thin-film transistor technologies, fabricated directly on plastic film in an industrially upscalable process flow compatible with existing flat panel display (FPD) lines. As a consequence, it is conformal, extreme lightweight and can be placed onto every object. The charge carrier mobility of such transistors is quite low (around 10cm²/Vs), posing big challenges to comply with the different ISO standards set by Si-CMOS-IC. Figure 16 .6.1 depicts the cross-section of our self-aligned thin-film transistor technology [1] . The transistor stack is fabricated on flexible polyimide film, allowing a temperature budget of up to 350°C, which is above the highest temperature used in the TFT process. The semiconductor of our choice is amorphous Indium-Gallium-Zinc-Oxide (a-IGZO), which has replaced a-Si in some recent high-end commercial display products. It has been PVD deposited and patterned by means of lithography. The gate metal (Molybdenum) and dielectric (SiO 2 ) are defined during the same process step. Prior to the definition of sourcedrain contacts, an intermetal dielectric (SiNx) is deposited and patterned. This layer serves two purposes: at first doping of the semiconductor area, which is not covered by dielectric, and secondly decoupling the source/drain layer with the gate layer as intermetal dielectric. The gate and source/drain layer are the only two metal layers in the stack, used to define the transistor, but also for all the wiring in the chip. The critical dimension of the exposure tools is 5μm, resulting in a minimal channel length of these devices of 5μm. A typical transfer curve of a self-aligned TFT is shown in Fig. 16 .6.1. It exhibits a near-zero threshold voltage and a charge carrier mobility around 10cm²/Vs. These TFTs can be manufactured by only 4 photolithographic steps, which reduces the manufacturing cost. The cross-section reveals a minimal parasitic overlap between gate-source and gatedrain contacts. This is beneficial for the performance of logic and other circuits.
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NFC radio-frequency identification standardizes short-range communications at a base carrier frequency of 13.56MHz. Protocols, such as ISO 14443, ISO 15693 and Sony FeliCa, define power consumption, data rates, signal encoding and other specifications.
a-IGZO RFID/NFC circuits have been demonstrated previously by. [2] and [3] , exhibiting data rates of 50b/s and 3.2kb/s, respectively. These data rates however are not compliant with the RFID/NFC standards. Last year, [4] demonstrated RFID/NFC transponder chips with data rates (71.6kb/s) compatible to the ISO 15693 standard, but not yet compliant to ISO 14443 (105.9 kb/s) (the official NFC standard) and Sony FeliCa (212 kb/s). Compatibility with all these RFID/NFC standards will greatly enhance the applicability of this low-cost technology for the Internet-of-Everything.
Since a-IGZO is an n-type only semiconductor, pseudo-CMOS [4, 5] is the bestsuited logic style to realize robust and fast unipolar logic, without the use of a secondary gate. The transistor scheme of a pseudo-CMOS inverter is shown in Fig. 16 .6.2. It employs 4 transistors and three supply voltages. The transistor ratios have been optimized such that the largest robustness is achieved when Vbias equals to 2VDD. Increasing VDD corresponds to a right-shift of the transfer curve, whereby the optimal is close to 2VDD.
In order to investigate the dynamic behavior of these self-aligned pseudo-CMOS logic circuits, we have measured 19-stage ring oscillators. Moreover, the chip can also comply with the Sony FeliCa standard (212kb/s) above 5V VDD. Data rates of 396.5kb/s are achieved at 10V VDD and 20V Vbias, consuming 64.08mW power. As a consequence, the data rates of the a-IGZO transponder chip is compatible with these RFID/NFC standards, bridging the gap between Silicon NFC chip and TFT NFC chip performance. The die micrograph of the 12b flexible transponder chip is shown in Fig. 16 .6.7.
The table in Fig. 16 .6.6 summarizes the major details of the transponder chip versus state-of-the-art demonstrated a-IGZO transponder chips. The chip area of the transponder is only 10.884 mm², despite the fact that it utilizes 4 TFTs to realize an inverter function. The logic style utilized, pseudo-CMOS, requires 3 supply voltages, that can be generated in an RFID/NFC tag by means of a double half-wave rectifier, as demonstrated by [4] . The noise margin and consequently robustness is tunable, and similar to state-of-the-art pseudo-CMOS noise margins. The largest measured data rate is 396.5kb/s, which is 5.5x faster than previous state-of-the-art diode-load logic. This is also 9x improvement with respect to previous state-of-the-art pseudo-CMOS logic, which exhibits similar robustness. These speed benefits can be attributed to the self-aligned a-IGZO technology, which reduces the parasitic capacitors and allows a reduction in channel length to 5μm. In addition, these NFC transponder chips can be manufactured by only 4 photo-litho steps. 
